Abstract -Charge-Based Capacitance Measurement (CBCM) techniques are promising not only for small size interconnects [1] but also for small capacitance of active devices [2]. [3]. In this paper, the factors that decide the lower limits of measurements as well as the sources of errors are evaluated based on extensive mixed device and circuit mode simulations. The role of the parasitic capacitance of the source/drain terminals of the devices constituting the pseudo-inverter is clearly delineated. INTRODUCTION Accurate measurement of ultra-small capacitance is crucial to successful device characterization and development of compact models for circuit applications of the next-generation nanoscale devices. Fig. 1 , the capacitance C DUT is given by the difference in the average current between the test branch loaded with DUT, I Vdd , and the current in the reference branch, I' Vdd .
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For voltage dependent capacitance, C DUT, equivalent to small signal capacitance, is obtained by differentiation:
where f is the frequency of non-overlapping signals to the gates of the pseudo-inverter driver devices [ Fig. 1(a) ]. Turning the drivers on and off alternatively by non-overlapping pulses charges and discharges the DUT and the parasitic capacitance between ground and V dd [Fig. 1 (d) ]. The main source of error in the measurement is the charge injection through C gs of PMOS driver during its switching-off process. The amount of charge injected to V dd depends on the rise/fall times of the pulses, magnitude of C gd and on the load to the pseudo-inverter. Further, in case of low capacitance of the DUT, the currents in the two branches can be of similar order giving rise to loss of accuracy during the subtraction and differentiation process. Any difference in charge injection in the reference branch and the DUT branch may have magnified impact on accuracy in case of small capacitances. The charge injection issue has been addressed in two ways: (i) by using the pseudo inverters consisting of pass-gates instead of single transistors as shown in Fig. 1 (b) [5] and (ii) by measuring the reference and DUT currents on the same pair of pseudo-inverters [3] . In the second technique, the DUT is proposed to remain uncharged during the measurement of the reference current by precharging the DUT to V DD level by a third pulse at the Source and Drain (S&D) of DUT as in Fig. 1 Fig. 1(c) , the voltage overshoot of V DUT is lower compared with V DUT of 1(a) case (which is equivalent to the case when a constant voltage is applied to DUT in Fig. 1 (a) ). Also worth noticing is the difference of the voltage levels for the two setups depicted in Fig. 1 (a) and (c) -although the difference is less in the latter, it has not been fully eliminated. More interesting is the case of setup in Fig. 1 (b) shows a little "undershoot" below V dd indicating a charge injection in the reverse direction, which is ascribed to the mismatch in the parasitic capacitors and V th of the two transistors comprising the pass gate.
B. Measurement accuracy
The bias-dependent capacitances of DUTs with various number of fingers derived using the three CBCM methods are shown in Figs. 3-5. All three methods are accurate for 100 finger DUTs. However, when the DUT capacitances become comparable to or lower than the parasitic capacitance of the pseudo inverters, the effect of charge injection becomes more obvious and the derived capacitance becomes less accurate in all the cases. This is further quantified in Fig 6. The setup in Fig. 1 (b) with pass-gates to reduce impact of charge injection suffers the least inaccuracy. In this particular case, the RMS error is less than 2.2% even with a 3 finger DUT (which represents a total DUT capacitance of ~1.35fF). The setup in Fig.  1(c) is accurate for large capacitance with the accuracy degrading for smaller capacitances. In actual measurements, the average current, magnitude of which is proportional to the frequency of input pulses, and pulse repetition period give the charge. The measurement accuracy is typically specified as a fraction of the measured value. To emulate the effect of measurement accuracy, we introduced a random noise of different magnitudes up to 1% in the integrated charge. In Fig. 7 , the RMS error is plotted against the maximum % of the introduced random noise. It shows that in order to measure the low values of capacitance accurately, the average currents in the CBCM methods should be measured to 0.1% accuracy or better. This requirement would progressively relax for relatively higher values of DUT capacitance. C. Role of parasitic capacitance In three CBCM setups, the extracted DUT capacitances are referenced to the parasitic capacitance of pseudo inverter at the drain junction. Therefore inaccuracy in either capacitance can be amplified in C DUT by the subsequent subtraction. The parasitic capacitances for the three CBCM setups, along with the analytical calculation from HSPICE compact model are plotted against V dd in Fig. 8 (a) -(c). The differences between the two are mainly due to charge injection and numerical differentiation (noise). In Fig. 8 (b) , the level of noise and the parasitic capacitance shows a clear dependence in C DUT . But in case of 8 (b), the noise is consistently reduced for all size of DUT capacitances. This explains the better accuracy of the Fig. 1 (b) setup in capacitance measurement as shown in Fig. 5 . CONCLUSION In this paper we have reported for the first time the detailed evaluation of different variants of the CBCM technique reported in the literature. We find that pseudo-inverters comprising the pass-gates take care of the charge injection in a best possible way. Also, the current needs to be measured with an accuracy better than 0.1% for accurate measurement of smaller capacitances (<1fF Step 2 Step 1 + period
Step 2 Step 1 The current waveform in the reference and the DUT branch for the setup shown in Fig. 1 (a) . The rising/falling edges of Fig. 2(a) are identified by arrows. Inset zooms in the charge injection current during the rising edge of PMOS gate pulse in the reference and the DUT branches. Bias-dependent capacitance derived by the CBCM setup in Fig. 1 (b) with 5, 10, and 100 parallel DUT fingers. Solid line is the exact capacitance calculated by AC small signal method in MEDICI. This method is accurate even at 3 finger DUT (Max cap=1.35fF). Fig. 1(b) is not much degraded even for small DUT capacitance (1.35fF). Setups of Fig. 1(a) and 1(c) show larger RMS error for smaller capacitances. Fig. 7 : RMS error plotted against introduced random error in the charge for setups of Fig. 1(a)-(c) . Large DUT capacitance enhances tolerance to error in all the methods. 
